(54) Title: A METHOD OF DETECTING PULSE–SHAPED DATA SIGNALS AND A CIRCUIT FOR PERFORMING THE METHOD

(57) Abstract

When a signal having inclined flanks, e.g. as a result of a transmission of the signal, is detected, varying pulse widths will occur depending on the signal composition of logic 0's and 1's. These varying pulse widths are a problem when setup and holding times for a detection circuit are to be observed. The invention provides a signal having more ideal pulse widths, also even if the logic 0's and 1's are distributed dissimilarly. The DATA signal is detected by means of a comparator (6) to generate the detected pulse signal V_D, which is sampled by means of the circuit (8) controlled by the clock extraction circuit (7). This results in the reference pulse signal V_Q, and a reference signal for the comparator (6) is generated by means of the circuit (9) so that the pulse width of V_D is approximately equal to the pulse width of V_Q.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

A method of detecting pulse-shaped data signals and a circuit for performing the method
----

5   The invention relates to a method of detecting pulse-
shaped data signals, wherein the data signals are com-
pared with a reference signal, which is dependent on the
data signals, to generate a detected signal.

10   It is well-known that e.g. logic circuits have a certain
setup time and holding time for the circuit to respond to
an input signal. When a data signal is to be detected, it
is therefore important that the detection takes place at
such a point in the data pulse that both sufficient
15   setup-time and holding time are available. Data signals
to be detected usually differ from their ideal shape. For
example, a data signal representing logic 1 may be too
wide with respect to the clock period which represents
the frequency of the data signal, and this will give rise
20   to interference with the detection of the data signal.

It is well-known to detect a data signal by comparison
with a reference signal by means of a comparator to which
a reference signal is fed. The reference signal may e.g.
25   be generated as a mean value of the received data sig-
nals, or, as described in German Offenlegungsschrift DE
38 16 973 A1, be generated as a difference between sig-
nals which represents the detected signal and an inverted
version of the detected data signal, respectively. If 1's
30   and 0's are distributed fairly equally in the data sig-
nal, this prior art may give a reasonable compensation
for the mentioned pulse width variations. However, in
case of a too great imbalance between the number of 1's
and the number of 0's in the data signal the prior art
35   will cause the detected pulse width to be wrong and the
reference signal to be moved out into the outer range of

the amplitude of the signals where the signal/noise ratio is relatively small, thereby involving the risk of error detection.

5   The object of the invention is to provide a method which gives a better compensation of pulse width variations than has been possible in the past, and wherein this compensation works even in case of imbalance between the number of 1's and the number of 0's in the data signal.

10

This object is achieved by extracting a clock signal from the detected signal to generate a reference pulse signal in response to the detected pulse signal, and comparing the detected pulse signal and the reference pulse signal

15   to generate the reference signal so that the pulse width of the detected pulse signal is adjusted to correspond to the reference pulse width.

The reference pulse width corresponds to a whole clock

20   period, which is well-defined with respect to the data signal frequency, and the method of the invention thus ensures that the detected pulse signal is generated with an approximately correct pulse width, which is in turn due to the best conditions for maximum setup time and

25   holding time in connection with the detection.

The reference signal is adjusted with a certain attenuation in accordance with the type of data signals which are transmitted, and the control signal preferably varies

30   slowly with respect to the frequency of the data signals.

If the data signal pulses differ much from the ideal shape, the reference signal may be relatively close to the maximum and minimum values of the data pulses, and it

35   may therefore be expedient to limit the range within which the reference signal may be adjusted.

In practice, it may be expedient to make comparisons on
the basis of differential signals, as differences in the
DC levels from the various circuits may easily occur.

5 The invention also concerns a circuit for performing the
method according to claim 1 and of type which is defined
in the introductory portion of claim 5. The circuit is
characterized in that it comprises a clock extraction
circuit adapted to generate a clock signal from the de-

10 tected pulse signal, and comprises a generator circuit
adapted to generate a reference pulse signal representing
the detected pulse signal with a pulse width which is de-
pendent on the clock signal period, as well as comprises
a comparison circuit adapted to compare the detected

15 pulse signal with the reference pulse signal to generate
the reference signal so that the pulse width of the de-
tected pulse signal is adjusted to correspond to the ref-
erence pulse width.

20 Preferably, the generator is a D-flip-flop adapted to re-
ceive the detected pulse signal on the data input and to
receive the generated clock signal on the clock input.

A preferred embodiment of the comparison circuit is a

25 differential amplifier whose inputs are connected to re-
ceive the detected pulse signal and the reference pulse
signal, respectively.

Signal limitations may be introduced into the control

30 loop in different ways, i.a. comprising low-pass filter-
ing of the detected pulse signal and the reference pulse
signal. Other forms of limitation may also be introduced
into the actual reference signal e.g. in the form of
maximum and minimum values.

35

A compensation circuit may be inserted with a view to compensating differences in the logic voltage levels. The compensation circuit may be in the form of one, preferably two differential amplifiers for the detected pulse

5   signal and the reference pulse signal, respectively. In the event that just one differential circuit is used, this may be connected to one of the pulse signals (the detected pulse signal or the reference pulse signal), so that the output signal may be adjusted in terms of DC

10 relative to the DC level of the other pulse signal.

The invention will now be described more fully with reference to the drawing, in which

15 fig. 1 shows a circuit for detecting data signals using prior art,

fig. 2 shows an embodiment of a circuit according to the invention for detecting data signals,

20

fig. 3 illustrates the temporal course of selected signals in connection with the detection of a data signal using a circuit according to the invention,

25 fig. 4 shows an example of a detection of a data signal using prior art and the technique according to the invention, respectively,

fig. 5 shows an embodiment of a circuit according to the

30 invention in which a possible difference in logic voltage levels is compensated.

Fig. 1 shows an example of a circuit for detecting data signals using prior art. The circuit detects an arriving

35 data signal DATA using a threshold value for a comparator, said threshold value being a mean value based on

maximum and minimum amplitude of DATA. It should be noted that the concepts threshold value and reference voltage have the same meaning in this context.

5   The data signal DATA is fed as a first input signal to a comparator 1. The data signal DATA is also fed to a reference signal generator 2 consisting of two diodes and an RC network. The output signal V_c from the reference signal generator 2 is fed as a second input signal to the

10   comparator 1.

The comparator 1 forms an output signal V_D which is logic 1 when the data signal DATA is greater than the reference signal V_c, and which is logic zero when the signal DATA

15   is smaller than the reference signal V_C.

The signal V_D is fed to a clock extraction circuit 3 which extracts the clock signal CLK with the frequency corresponding to the clock in the signal V_D. The clock

20   extractor 3 may e.g. be built using a digital phase-locked circuit in a well-known manner.

The signal V_D is also fed to the data input on a D-flip-flop 4. The extracted clock signal CLK is used as a clock

25   signal for the D-flip-flop 4. The output signal V_Q of the D-flip-flop will thus be a sampled signal with a clock period determined by the clock signal CLK.

As described, the data signal DATA will be detected by

30   the circuit in fig. 1, but the circuit has the drawback that the pulse width of the output signal V_D will vary depending on the data signal DATA. The reason is that the data signal DATA will typically have inclined flanks, e.g. as a result of a low-pass filtering in connection

35   with a transmission of the signal, and the threshold value will therefore affect the pulse width of the signal

V_D. The threshold value is determined by temporally aver-
aging the data signal DATA in the reference signal gen-
erator 2 and will therefore vary when the signal DATA
varies. For example, a single logic 1 among many logic
5   0's will cause a relatively low threshold value V_C to be
generated, and this will have as a result that the pulse
width of a detected pulse will be relatively wide owing
to the inclined flanks of the pulse.

10   Fig. 2 shows an embodiment of a circuit for detecting
data signals according to the invention. The circuit de-
tects an arriving signal DATA and uses an adaptive refer-
ence signal for adjusting the pulse width of the detected
pulse.

15

A data signal DATA is fed to a first input of a compara-
tor 6 which is indicated as a simple comparator, but
which may be implemented in various ways depending on the
bit rate of the data signal DATA. For example, the com-
20   parator will be composed of high rate components when the
data signal DATA has a high bit rate. The adaptive, de-
termined reference signal V_C is fed to the second input
of the comparator 6. The comparator 6 hereby forms a sig-
nal V_D which is logic one when the signal DATA is greater
25   than the reference signal V_C, and which is logic zero
when the signal DATA is smaller than the reference signal
V_C.

The output signal V_D from the comparator 6 is fed to the
30   clock extraction circuit 7 which extracts a clock signal
CLK with a frequency equal to the clock frequency corre-
sponding to the signal V_D. As mentioned before, the clock
extraction circuit 7 may be implemented as a digital
phase-locked circuit.

35

The signal V_D is fed to the data input of a D-flip-flop 8, and the clock signal CLK is fed to the clock input of the D-flip-flop 8. The signal V_D is hereby sampled by the D-flip-flop 8 at the times determined by the clock signal
5   CLK, and the signal V_Q is generated.

The signals V_D and V_Q are fed to a differential low-pass filter 9 which generates the signal V_1. The differential low-pass filter 9 is based upon a differential amplifier
10   10. The signal V_1 is fed to a limiter unit 13 whose output signal V_C is used as a reference signal for the comparator 6. The limiter unit 13 limits the signal V_C so that overloading of the comparator 6 is avoided. The limiter unit may also be adapted to keep the reference sig-
15   nal within very narrow limits, so that the difference between DATA and the reference signal does not become too small.

The control loop adapts itself such that the temporal
20   mean value of the signals V_D and V_Q is the same. As the pulse width of the output signal V_Q is determined by the clock signal CLK, the adjustment will thus mean that a threshold value V_C is used so that the pulse width is kept constant even though the DC component of the data
25   signal DATA varies.

In the situation where the input signal V_D and the output signal V_Q from the D-flip-flop 8 have the same low and the same high logic voltage levels, the output value V_C
30   of the differential amplifier which corresponds to the difference between the temporal mean values of the signals V_D and V_Q will also correspond to the difference between the pulse width of the signals V_D and V_Q. The circuit will therefore cause detection of the signal DATA
35   using the adaptive threshold value V_C, so that the pulse width of the signal V_D is kept constant.

If, however, the input signal V_D and the output signal V_Q from the D-flip-flop 8 do not have the same low and same high logic voltage levels, the circuit must be extended to compensate for the difference in the logic voltage

5 levels. It is illustrated in fig. 5 how this may be done. The desirability of adjusting the pulse width of the signal V_D so that it is equal to the period time of the clock signal CLK, may be ascribed inter alia to the temporal conditions which must be observed according to the

10 specification for the D-flip-flop circuit 8 used. Thus, it is necessary to observe the given setup and holding time specifications for the signal applied to the data input to ensure that the D-flip-flop 8 operates correctly.

15

If, e.g., the signal DATA is detected so that the pulse width of the signal V_D is smaller than the period time of the clock signal CLK fed to the D-flip-flop 8, it may be difficult to observe the specified setup and holding

20 times. Correspondingly, a data pulse width of the signal V_D greater than the period time of the clock signal CLK may make it difficult to observe the mentioned setup and holding times for the subsequent data pulses which are fed to the D-flip-flop 8. Thus, it is of interest to ad-

25 just the pulse width of the signal V_D so that it corresponds to the period time of the clock signal CLK, and, as mentioned, this is done by adjusting the threshold value V_C which is fed to the comparator 6.

30 Fig. 3 shows an example of the temporal course of the input signal DATA and the output signal V_D from the comparator 6 using the circuit shown in fig. 2. In the adjustment described in connection with fig. 2, the threshold value V_C will be adjusted currently so that the tem-

35 poral mean value of the signal V_D is equal to the temporal mean value of the output signal V_Q.

It is illustrated in the upper portion of fig. 3 how the threshold value V_C is adjusted from having the value Th1 to later having the value Th2. The change in the threshold value V_C is a result of the adjustment to ensure that

5   the pulse width of the data signal DATA measured at the level of the reference signal corresponds to the pulse width of the clock signal CLK, i.e. that V_D has the same temporal mean value as the output signal V_Q.

10   Fig. 4 shows an example of a detection of a data signal using prior art and the technique of the invention, respectively. It is illustrated in fig. 4(a) how the detection takes place using the prior art, in which the threshold value V_C is determined as a temporal mean value

15   of the data signal DATA. Thus, using the threshold value V_C and a comparator, the detection of the signal DATA will have as a result that the generated signal V_D will generally have a varying pulse width. This is seen in fig. 4(a) in that the pulse width t_1 is different from

20   the pulse width t_2.

Fig. 4(b) shows an example of the detection of a data signal DATA using the technique of the invention, in which the threshold value is adjusted on the basis of the

25   pulse width of the signal DATA. As appears from fig. 4(b), this adjustment results in a constant pulse width in the signal V_D. In fig. 4(b), the pulse width t_1 is thus equal to the pulse width t_2, which is equal to the constant pulse width in the resulting output signal V_Q.

30

Fig. 5 shows an example of a circuit of the invention in which a possible difference in logic voltage levels between logic signals is compensated. Fig. 5 is an extension relative to fig. 3 in that a possible difference be-

35   tween the logic voltage levels of the input signal V_D and the output signal V_Q from the D-flip-flop 4 in fig. 3 is

compensated. The parts of the circuit which are identical with those in fig. 3 have same reference numerals as in fig. 3.

5   Fig. 5 differs from fig. 3 in that the data signal DATA is fed to a comparator 16, from which both the output signal V_D and the associated inverted signal are fed to the D-flip-flop 8 so that the output signal V_D from the comparator 16 is fed to the data input on the D-flip-flop
10   8, while the inverted output signal from the comparator 16 is fed to the inverted data input on the D-flip-flop 8.

The output signal V_D and the associated inverted output
15   signal from the comparator are likewise fed to a circuit 11 which generates a signal representing the temporal mean value of V_D. Correspondingly, both the output signal V_Q from the D-flip-flop 8 and the corresponding inverted output signal are fed to a circuit 12, which, like the
20   circuit 11, generates an output signal representing the temporal mean value of V_Q. Suitable calibration causes the output signals from the circuits 11 and 12 to have signals in the same voltage ranges, so that the difference between the output signals from the circuits 11 and
25   12 represents the difference in pulse widths between the signals V_D and V_Q.

The output signals from the circuits 11 and 12 are fed to an integrator 19 which has the same function as the dif-
30   ferential low-pass filter 9 in fig. 2, merely with the difference that the low-pass filtering in fig. 5 is positioned in the circuits 11 and 12 so that the circuit 19 is a pure integrator.

35   A possible difference in the logic voltage levels of the signals V_D and V_Q is compensated by using the circuit

shown in fig. 5, thereby ensuring that the differential temporal mean value of the signals V_D and V_Q gives correct information on the difference in the pulse width between the signals V_D and V_Q. For example, a situation in which the signals V_D and V_Q have the same temporal value will occur precisely when the pulse width of the signals V_D and V_Q are the same.

Patent Claims:
----

1. A method of detecting pulse-shaped data signals,
wherein the data signals are compared with a reference
signal, which is dependent on the data signals, to gener-
ate a detected pulse signal, c h a r a c t e r i z e d
in that a clock signal is extracted from the detected
pulse signal to generate a reference pulse signal in re-
sponse to the detected pulse signal, and that the de-
tected pulse signal and reference pulse signal are com-
pared to generate the reference signal so that the pulse
width of the detected pulse signal is adjusted to corre-
spond to the pulse width of the reference pulse signal.

2. A method according to claim 1, c h a r a c t e r -
i z e d in that the reference signal is generated with
sluggishness so that the reference signal varies slowly
with respect to the frequency of the data signal.

3. A method according to claim 1 or 2, c h a r a c -
t e r i z e d in that the size of the reference signal
is kept within a range positioned between and at a dis-
tance from the maximum and minimum levels of the data
signal.

4. A method according to claims 1-3, c h a r a c t e r -
i z e d in that the detected pulse signal and the refer-
ence pulse signal are generated differentially.

5. A circuit for detecting pulse-shaped data signals and
comprising a comparator for comparing the data signals
with a reference signal so that a detected pulse signal
is generated, c h a r a c t e r i z e d in that the cir-
cuit comprises a clock extraction circuit adapted to gen-
erate a clock signal from the detected pulse signal, and

comprises a generator circuit adapted to generate a ref-
erence pulse signal representing the detected pulse sig-
nal with a pulse width which is dependent on the clock
signal period, as well as comprises a comparison circuit
5   adapted to compare the detected pulse signal with the
reference pulse signal to generate the reference signal
so that the pulse width of the detected pulse signal is
adjusted to correspond to the pulse width of the refer-
ence pulse signal.
10

6. A circuit according to claim 5, c h a r a c t e r -
i z e d in that the generator circuit is a D-flip-flop
adapted to receive the detected pulse signal on the data
input and to receive the generated clock signal on the
15   clock input.

7. A circuit according to claims 5 or 6, c h a r a c -
t e r i z e d in that the comparison circuit is built as
a differential amplifier whose inputs are connected to
20   receive the detected pulse signal and the reference pulse
signal, respectively.

8. A circuit according to claims 5-7, c h a r a c -
t e r i z e d in that it comprises a low-pass filter to
25   filter the detected pulse signal and the reference pulse
signal.

9. A circuit according to claims 5-8, c h a r a c -
t e r i z e d in that the reference signal is connected
30   to the input terminal of the comparator via a limiter
circuit.

10. A circuit according to claims 5-9, c h a r a c -
t e r i z e d in that it comprises a compensation cir-
35   cuit adapted to compensate differences, if any, in the

logic voltage levels of the detected pulse signal and the reference pulse signal, respectively.

11. A circuit according to claim 10, c h a r a c t e r - i z e d in that the compensation circuit comprises one or more differential amplifiers whose inputs are connected to receive a differential pulse signal and whose output is connected to an input on the comparison circuit.

DATA

V_C

V_D

D   Q

V_Q

CLK

PLL

Fig. 1

DATA

V_C

reference signal

detected
pulse signal

V_D

D   Q

V_Q

reference
pulse signal

CLK

PLL

V_1

Fig. 2

Fig. 3

$3/4$

V_P^+

DATA

V_C

V_P^-

V_D

$\xleftarrow{}\ t_1\ \xrightarrow{}\xleftarrow{}\ t_2\ \xrightarrow{}$

(a)

V_P^+

DATA

V_C

V_P^-

V_D

$\xleftarrow{}\ t_1\ \xrightarrow{}\xleftarrow{}\ t_2\ \xrightarrow{}$

(b)

Fig. 4

Fig. 5.

INTERNATIONAL SEARCH REPORT

A. CLASSIFICATION OF SUBJECT MATTER

IPC6: H03K 5/04, H04Q 1/36
According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC6: H03K, H04Q

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

SE,DK,FI,NO classes as above

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

WPI

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 4592072 A (R.E. STEWART), 27 May 1986 (27.05.86), figures 1,2A, abstract	1,5
A		2-4,6-11
	--	
Y	DE 3816973 A1 (PIONEER ELECTRONIC CORP.), 22 December 1988 (22.12.88), see the whole document	1,5
A		2-4,6-11
	--	
A	Patent Abstracts of Japan, Vol 15,No 408, E-1123 abstract of JP 3-166815 A (NEC CORP), 18 July 1991 (18.07.91)	1-11
	--	

☐ Further documents are listed in the continuation of Box C.   ☒ See patent family annex.

* Special categories of cited documents:
"A" document defining the general state of the art which is not considered to be of particular relevance
"E" erlier document but published on or after the international filing date
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
"O" document referring to an oral disclosure, use, exhibition or other means
"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"X" document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"Y" document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"&" document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
12 May 1998	1 5 -05- 1998

Name and mailing address of the ISA/	Authorized officer
Swedish Patent Office Box 5055, S-102 42 STOCKHOLM Facsimile No. + 46 8 666 02 86	Karin Säfsten Telephone No. + 46 8 782 25 00

International application No.
PCT/DK 97/00593

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 4592072 A	27/05/86	CA 1204514 A	13/05/86
		CA 1204515 C	13/05/86
		EP 0094178 A	16/11/83
		EP 0486072 A	20/05/92
		JP 1797697 C	28/10/93
		JP 4077494 B	08/12/92
		JP 59040747 A	06/03/84
		JP 63126340 A	30/05/88
		JP 63126341 A	30/05/88
		US 4450572 A,B	22/05/84
DE 3816973 A1	22/12/88	JP 63290046 A	28/11/88
		US 4881041 A	14/11/89